						DOCU	MEN'	TREV	ISION	STAT	US						
FEV	EO/ECN	and the last of th		DATE	ENGR		DAT		REV	EO/E	CN	CHECK		DATE	ENGI	R DA	ATE
A	1499	1 450	3 /	16/801	n mas	10-1	0/7	80									
B	15143		12	14/80/	nmass	one !	2/23	181							•		
					•												
			$\top$			1			E								
			+										1.				
		1	+						74			1	-				
		-	+			+	·	-				-	+				
Designation of the last of the						SHI	FETE	REVIS	ION ST	ATUS							-
SHEE	T REV	SHEET	REV	SHEET	REV	SHE		REV	SHEE		EV	SHEET	REV	SHEET	REV	SHEET	REV
1	B	16	3												4		
2	B	17	3													4,	
3	B	18	B														
4		19	B														
5		20	B											111111111			
6		21	B													4 121	
7		22	8													,	
8		23	B							1							
9		24	B														
10		25	B							+							
11		26	8														
12		27	B														
13	-	21	1							1							
14			1							+							
15			-														
	1			1									1				1

ISB 3110 8085 BASED
PROCESSOR CARD

INTERSIL
75 HAMMERWOOD AVENUE JUNNYVALE, CA. 94086

TITLE

SPEC-ISB 3110

NEXT ASSEMBLY

SYSTEM STD BUS

DOST-00003.

SHEE

1

# TABLE OF CONTENTS

		SHEET
1.0	FEATURES	3
2.0	DESCRIPTION	4
3.0	SPECIFICATIONS	5
	3.1 Word Size	6
	3.2 Clock Period (T State)	6
	3.3 Memory Capacity	6
	3.4 Memory Mapping	6
	3.5 Memory Speed Required	6
	3.6 I/O Addressing	6
	3.7 I/O Capacity	6
4.0	INTERFACE	8
5.0	MATING CONNECTOR	8
6.0	CARD DIMENSIONS	8
7.0	ENVIRONMENTAL REQUIREMENTS	8
8.0	STD BUS ORGANIZATION AND FUNCTIONAL SPECIFICATIONS	
	(WITH PIN DEFINITIONS)	10
	8.1 Data and Address Signals	11
9.0	BOARD OPTIONS AND UTILIZATIONS	15
	9.1 Memory Mapping (Fig. 3 and 4)	_ 15
	9.2 Power On/Push Button Reset Restart (Fig. 8)	16
	9.3 EPROM 2716 (2K x 8) or 2732 (4K x 8) Selection (Fig. 6)	18
	9.4 MEMEX, IOEXP	18
	9.5 Internal/External Clock Selection	18
10.0	CARD DC CHARACTERISTICS	24
11.0	CARD AC CHARACTERISTICS	25
12.0	ORDERING INFORMATION	27



## 1.0 FEATURES:

- Fully buffered signals for system expandability.
- Up to 8K Bytes EPROM capacity, in 2 or 4K Bytes increments (two EPROM sockets).
- Up to 4K Bytes Static RAM capacity, in 1K increments.
- Jumper selectable (2716 or 2732 EPROMS).
- Full Memory decoding capability to map on board EPROM/RAM anywhere in 64K Bytes address field in 4K increments.
- Full Bus arbitration circuitry to arbitrate between: On board memory access/Off board memory access, on board I/O operation/ Off board I/O operation.
- 3 independent timer/counter channels with interrupting capability and daisy chain priority interrupt arbitration for all three channels.
- Programmable power on restart to jump anywhere in the address field.
- Power on reset/pushbutton reset input.
- •6.144 or 8 MHz crystal oscillator frequency available.
- Jumper selectable external clock input for 8085 processor or any of the timer/counters.
- 3 State Address. Data and Control Bus.
- Single +5V supply.

### 2.0 DESCRIPTION:

The Intersil ISB 3110 is an 8085 based STD Bus compatible Processor Module on a 6.5" x 4.48" card.

The card contains space for 4K bytes of Static RAM in 1K increments utilizing the popular 2114 (1K x 4) Static RAMS. It also contains two socket locations for EPROMS; either 2716 (2K x 8) or 2732 (4K x 8) can be selected through the jumper strap. Three independent timer/counter channels with interrupting capability utilizing RST 7.5, 6.5, 5.5 by connecting them to out 2, 1, Ø of timer/counter and daisy chain priority arbitration are also provided. Fast (8MHZ crystal frequency) or slow (6.144 MHZ crystal frequency) are available. Other features include power on reset/push button reset inputs, jumper selectable external clock input for processor or any of the timer/counter channels, fully buffered, 3 state Address/Data/Control signals to the bus.


The memory mapping for on board RAMS and EPROMS are jumper selectable and can be mapped in 4K blocks anywhere on the 64K memory field in 4K increments. On board, RAMS and EPROMS can also be totally bypassed and removed from the board.

Bus arbitration logic ensures proper arbitrations between the following operations:

> On board memory vs. Off board memory. On board I/O vs. Off board I/O.

The CPU on power on Restart can start at X'0000' or be programmed to jump to any location within the address field. If the later is chosen, 3 bytes of the first EPROM on the board is to be used to store the jump address. After reading the starting address, the circuitry disables the EPROM or maps it at other preassigned location other than X'0000'.

SHEET



UNTERSIL

22-00003

SHEET 5

B

## 3.0 SPECIFICATIONS

### 3.1 Word Size

8 Bits Data Bus Instruction: 8, 16, 24

## 3.2 Clock Period (T State):

327 or 250 ns

## 3.3 Memory Capacity:

On Board EPROMS up to 8K Bytes. On Board RAMS up to 4K Bytes. Off Board expansion - up to 64K Bytes, with user specified combination of RAM, ROM, EPROM.

## 3.4 Memory Mapping:

On board EPROMS: Jumper selectable 2716 (2K bytes) or 2732 (4K bytes).

Jumper selectable for any 4K boundary within 64K address field. If 2732 is used, two 4K EPROMS can be mapped completely independent from each other within 64K address field.

On board RAMS: Jumper selectable for any 4K boundary within 64K address field.

## 3.5 Memory speed required:

Access Time Access Time for Fast Card for Slow Card

EPROM: 2716 or 2732 RAM: Dynamic or Static

400 ns max.

450 ns max. 450 ns max.

### 3.6 I/O Addressing

On Board programmable Timer

PORT ADDRESS (HEX)	CHANNEL
7C	0
7D	1
7E	2.
7F	

## 3.7 I/O Capacity

Up to 256 can be decoded off board. The three port addresses, (7C, 7D, 7E, 7F) are used for On Board Timer/Counter and can not be used for any Off Board peripheral.

п	0			70	-
ш	MI	MS	TOO	-11	11
11	IVAL	1112	100	211	11
u	$\Pi X I$	111		711	

22-00003

SHEET 6

REV

## 3.8 Interrupts

Multi level vector interrupt - interrupt request may originate from user specified I/O only. Timer counter channels interrupt CPU through RST 7.5, RST 6.5, RST 5.5 inputs.

## 3.9 Power Supply Requirement

 $+5V \pm 5\%$  at 1.5A max.

IMIERSIL

22-00003

SHEET

7

REV

## 4.0 INTERFACE:

All address, data and command signals are TTL compatible.

## 5.0 MATING CONNECTOR:

See Table 1

## 6.0 CARD DIMENSIONS:

Length - 6.5 inches, 16.51 cm Heigth - 4.48 inches, 11.38 cm Thickness - .062 inches, .158 cm Component Height Above Board - 0.338", 0.858 cm

## 7.0 ENVIRONMENTAL REQUIREMENTS


Operating Temperature: 0° to 55°C

Storage Temperature: -40° to 80°C

Relative Humidity: 0% to 90% without condensation

## TABLE 1 - COMPATIBLE EDGE CONNECTORS

INTERFACE	NO. OF PAIRS/PINS	CENTERS	CONNECTOR TYPE	VENDOR	VENDOR P/N
STD BUS	28/56	0.125 In.	Solder Tail	Viking Winchester	VH28/ICNK5 2HW28 DO-111
STD BUS	28/56	0.125 In.	Wire Wrap	Viking Winchester	VH28/ICHD5 HW28 DO-111






FIGURE 2 - STANDARD CARD OUTLINE

INTERSIL

22-00003

SHEET

E

# 8.0 STD BUS ORGANIZATION AND FUNCTIONAL SPECIFICATIONS (WITH PIN DEFINITIONS)

The STD BUS pinout is organized into five functional groups:

Logic Power Bus
Data Bus
Address Bus
Control Bus
Auxilliary Power Bus
Pins 1-6
Pins 7-14
Pins 15-30
Pins 31-52
Pins 31-52

TABLE 2 - STD BUS

			COMPONE	NT SIDE	CIRCUIT SIDE					
	PIN	MNEMONIC	SIGNAL	DESCRIPTION	PIN	MNEMONIC	SIGNAL	DESCRIPTION		
LOGIC	1	+5V	In	45 Volts DC (Bussed)	2	+5V	In	+5 Volts DC (Bussed)		
POWER	3	GND	1n	Digital Ground (Bussed)	4	GND	In	Digital Ground (Bussed)		
BUS	5	-5V .	In	-5 Volts DC	6	-5V	In	-5 Volts DC		
	7	D3	In/Out	Low Order Data Bus	. 8	D7	In/Out	High Order Data Bus		
DATA	9	D2	In/Out	Low Order Data Bus	10	D6	In/Out	High Order Data Bus		
BUS	11	D1	In/Out	Low Order Data Bus	12	D5	In/Out	High Order Data Bus		
	13	D0 .	In/Out	Low Order Data Bus	14	- D4	In/Out	High Order Data Bus		
	15	A7	Out	Low Order Address Bus	16	A15	Out	High Order Address Eus		
	17	A6	Out	Low Order Address Bus	18	ATH	Out	High Order Address Bus		
	19	A5 .	Out	Low Order Address Bus	20	A13	Out	High Order Address Bus		
ADDRESS	21	.A4 -	Out	Low Order Address Bus	22	, A12	Out	High Order Address Bus		
BUS	23	A3	Out	Low Order Address Bus	24	A11	Out	High Order Address Bus		
	25	: A2 .	Out	Low Order Address Bus	26	A10	Out	High Order Address Eus		
	27	. A1	Out	Low Order Address Bus	28	A9	Out	High Order Address Bus		
	29	A0	Out	Low Order Address Bus	30	A8 .	Out :	High Order Address Bus		
i Fall	31	wr.	Out	Write to Memory or I/O	32	RD.	Out	Read to Memory or 1/0		
,	33	IORQ*	Out	1/O Address Select	34	MEMRQ.	Out	Memory Address Select		
	35	IOEXP"	In/Out	I/O Expansion	36	MEMEX.	In/Out	Memory Expansion		
	37	REFRESH'	Out	Refresh Timing	38	MCSYNC'	Out	CPU Machine Cycle Syn		
CONTROL	39	STATUS 1°	Out	CPU Status	40	STATUS 0°	Out .	CPU Status		
BUS	41	BUSAK*	Out	Bus Acknowledge	42	BUSRO*	In '	Bus Request		
	43	INTAK*	· Out	Interrupt Acknowledge	44	INTRO"	In:	Interrupt Request		
	45	WAITRO"	In	Wait Request	46	NMIRO"	In	Non-Maskable Interrupt		
	47	SYSRESET*	Out	System Reset	48	PBRESET*	In	Push Button Reset		
	49	. CLOCK.	Out	Clock from Processor	50	CNTRL*	In	AUX Timing		
	51	PCO	Out	Priority Chain Out	52	PCI	In	Priority Chain In		
POWER	53	AUXGND	In	AUX Ground (Bussed)	54	AUXGND	In:	AUX Ground (Bussed)		
BUS	55	- AUX+V	In .	AUX Positive (+12 Volts DC)	.56	AUX-V.	In	AUX Negative (-12 Volts D		

\*Low Level Active Indicator

INTERSIL

22-00003

SHEET

10

BEV

## 8.1 Data and Address Signals

### 8.1.1 Data Bus - Pins 7-14

An 8-Bit bidirectional 3-state bus. (Bidirectional means signals may flow either into or out of any card on the Bus). Direction of data is normally controlled by the processor card via the Control Bus. The data direction is normally affected by such signals as Read (RD), Write (WR) and interrupt Acknowledge (INTAK).

The Data Bus uses high-level active logic levels. All cards are required to release the bus to a high impedance state when not in use. The Processor card releases the data bus in response to Bus Request (BUSRQ) input from an alternate system controller, as in DMA transfers.

## 8.1.2 Address Bus - Pins 15-30

A 16-bit 3 state high-level active bus. The address will normally originate at the processor card. The processor card releases the Address Bus in response to a Bus Request (BUSRQ) input from an alternate controller.

The Address Bus provides 16 address lines for decoding by either memory or I/O. Memory request (MEMRQ) and I/O request (IORQ) control lines are used to distinguish between the two operations. The particular microprocessor used will determine the number of address lines and how they are used.

DOCUMENT NO. 22-00003

B

11

SHEET

Intersil 1223A

# TABLE 3 ISB-3110 STD BUS SIGNAL FUNCTIONS (CONTINUED)

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
STATUS 0	40	Status Control Line 0 — Used in conjunction with STATUS 1 to indicate the type of CPU cycle in progress.
BUSAK	41	BUS Acknowledge — An active-low output line. The processor responds to a BUSRQ by releasing the BUS and giving an Acknowledge signal on the BUSAK line. BUSAK occurs at the completion of the current machine cycle.
BUSRQ	42	Bus Request — An active-low input line. A BUSRQ causes the processor to suspend operations on the BUS by releasing all tri-state BUS lines for use by another processor. The BUS is released once the current machine cycle is completed.
INTAK	43	Interrupt Acknowledge — An active-low output line from the processor card that occurs in response to (INTRQ). It is used to tell the interrupting device that the processor card is ready to respond to the Interrupt. For vectored interrupts the vector address is placed on the Data Bus by the interrupting device during INTAK.
INTRO	44	Interrupt Request — An active-low processor card input line that conditionally interrupts the program. It is masked and ignored by the processor unless deliberately enabled by a program instruction. If the processor accepts the interrupt, it acknowledges by dropping INTAK.
WAITRQ	45	Wait Request — An active-low input line to the processor that suspends processor operations as long as it remains low. The processor will hold in a state that maintains a Valid Address on the Address Bus.
NMIRQ	46	Non-Maskable Interrupt — An active-low processor card interrupt input line of highest priority.
SYSRESET	47	System Reset — An active-low output from the system reset circuit. The system reset circuit is triggered by power-on detection or by the pushbutton reset. The system reset bus line should be applied to all cards on the BUS that have latch circuits requiring initialization.
PBRESET	48	Push Button Reset — An active-low input line to the processor.
CLOCK	49	Clock From Processor — A buffered processor clock signal used for system synchronization or as a general clock source.
CNTRL	50	Control — An external clock input for special clock timing.
PCO .	51	Priority Chain Output (Output, active-high) — This signal is sent to the PCI input of the next lower card in the priority chain. A card that needs priority should hold PCO low.
PCI	52	Priority Chain In (Input, active-high) — This signal is provided directly from the PCO of the next higher card in the priority chain. A high level on PCI gives priority to the card sensing the PCI input.

INNERSIL	22-00003	SHEET 13	REV
----------	----------	----------	-----

# TABLE 3 ISB-3110 STD BUS SIGNAL FUNCTIONS

WR	31	Write to Memory or I/O — A tri-state, active-low control line that indicates the BUS holds valid data to be written in the addressed memory or output device.
RD	32	Read from Memory or I/O — A tri-state, active-low control line that indicates the processor or other bus controlling device wants to read data from memory or an I/O device. The selected I/O device or memory should use this signal to gate data onto the BUS.
IORO	33	I/O Address Select — A tri-state, active-low processor output control line. IORQ indicates that the address lines hold a valid I/O address for an I/O Read or Write.
MEMRQ	34	Memory Address Select — A tri-state, active-low memory request line. MEMRQ indicates that the Address Bus holds a valid address for memory read or memory write operations.
IOEXP	35	I/O Expansion — An active-low control signal used to expand or enable I/O Port addressing.
MEMEX	36	Memory Expansion — An active-low control signal used to expand or enable memory addressing.
REFRESH	37	Dynamic Memory Refresh — a tri-state, active-low control line normally used to refresh dynamic memory. This signal is not generated on this processor card.
MCSYNC	38	Machine Cycle Sync — A tri-state, active-low processor output signal that occurs once during each processor machine cycle. (Machine cycle is defined as the sequence that involves Addressing, Data Transfer and Execution.) MCSYNC defines the beginning of the machine cycle.
STATUS 1	39	Status Control Line 1 — Used in conjunction with STATUS 0 to indicate the type of CPU cycle in progress.

DOI	~700
III	MERSIL
III	1114/01111
D L	

# TABLE 4 - LOGIC POWER

The second second		
• +5V	PINS 1 & 2	+5 Logic Voltage (VCC)  Main logic voltage lines (+5 volts).  Both pins are bussed together for current capacity.
• GND	PINS 3 & 4	Logic Ground Ground for logic power. Both pins are bussed together for current capacity.

INTERSIL

22-00003

SHEET 14

B

## 9.0 BOARD OPTIONS & UTILIZATIONS:

## 9.1 Memory Mapping (FIG: 3 and 4)

RAMS and EPROMS residing on CPU card can be mapped in 4K blocks independently anywhere within 64K address field.

				PAD
EN1	=	First 4K blocks of	EPROM	E3
EN2	=	Second 4K block of	EPROM	E11
CSR	=	4K block or RAM		E4

Each one of the above 4K blocks can be independently moved within 64K address field in 4K increments. The pad designating the starting address for each 4K boundaries are as follows:

PAD	DESIGNATED STARTING ADDRESS
E2	0000Н
E13 ·	1000H
E14	2000H
E15	3000H
E16	4000H
E17	5000H
E18	6000H
E19	7000H
E20	H0008
E21	9000H÷
E22	A000H
E23	В000Н -
E24	C000H
E25	D000H
E1	EOOOH
E26	FOOOH

By jumpering the appropriate pads.  $\overline{\text{EN1}}$ ,  $\overline{\text{EN2}}$ ,  $\overline{\text{CSR}}$  can be mapped independently.

RAM's can be enabled in 1K blocks through jumper straps (See FIG 4)

For 1K of on board RAM: Place E53 to E54,
For 2K of on board RAM: Place E53 to E54, E51 to E52
For 3K of on board RAM: Place E53 to E54, E49 to E50, E51 to E52
For 4K of on board RAM: Place E47 to E48, E49 to E50, E51 to E52,
E53 to E54

NOTE: EN2 is functional when 2732 (4K x 8) EPROM's are used, otherwise it has to be pulled high.

INNERSIL	22-0003	SHEET 15	REV
----------	---------	----------	-----

- 9.2 Power On/Push-Button Reset Restart (Fig 5 )
  - 9.2.1 The card has the capability to jump on power on or at any time when the push button reset is pressed to a preassigned location where it is initially programmed. This option can be disabled or enabled through the appropriate jumper straps.
    - 9.2.1 To disable the option:

Place: E9 to E8

E6 to E7

Select the desired memory blocks by jumpering them to the appropriate

starting addresses.

Remove: E9 from E10

9.2.2 To start the CPU at any location within the address field other than 0000H and within on board memory range.

Place: E9 to E10

E6 to E7

Map the desired memory blocks by jumpering them to their subsequent starting addresses (EN1 should be strapped to where the power on jump should go) the on board RAM can also be mapped

to start at 0000H by jumpering

E5 to E4

Remove: E8 to E10

E8 to E7

Place the following instruction codes at the first 3 bytes of EPROM located at 4F.

C3 03

Power on Starting Address

SHEET

9.2.3 To start the CPU on power On, other than 0000H at the address not within on board memory range, but placed on another module within the STD Microcomputer System:

Place: E8 to E7 E9 to E10

Map the desired memory block by strapping them to their subsequent starting addresses (Note: EN1 should be strapped to where the power on jump should go).

Place the following instruction codes at the first 3 bytes of EPROM located at 4F.

C3 03 ( )

Power on \_\_\_\_\_starting address

Remove E6 to E7 E8 to E10 9.3 EPROM 2716 (2K x 8) or 2732 (4K x 8) Selection (FIG: 6)
Either 2716 or 2732 can be selected by appropriate jumper straps.

To select 2716:

Place E30 to E31 E29 to E28 E11 to E12 Strap Pin 21 of EPROM's to VCC

Remove E30 to E31 E29 to E28

To Select 2732:

Place E32 to E31 E27 to E28 Strap Pin 21 of EPROM's to ADD11

Remove E12 from E11 E30 to E31 E29 to E28

## 9.4 MEMEX, IOEXP See Fig 7

MEMEX or IOEXP can be jumpered to ground (E33) to enable off board memory and I/O all the time; or it can be pulled high through E36 to disable any off board I/O or memory operation. They can also be strapped to E37 (STD Bus Buffer enable), to ensure during any on board I/O or memory operation, the external I/O or memories are disabled.

## 9.5 Internal/External Clock Selection

External or internal clocks can be disabled or enabled through appropriate jumpers shown in FIG. 8 and 9 for Z80 Processor of each timer/counter clock/trigger input.

22-00003

SHEET 18

B




FIG: . 3





FIG: 4

Designate the printed circuit trace






FIG 7




FIG: 8




FIG: 9

INNERSIL	DOCUMENT NO. 22-0003	SHEET 23	REV
----------	-------------------------	----------	-----

## 10.0 CARD DC CHARACTERISTICS

PARAMETER	LIMITS
Power V <sub>CC</sub>	5V ±5% at 1.5A Max.
Operating Temperature	0 to 55°C
Input Loading	1 LS* Max.
Output Drive	60 LS* Loads Max.
Output 3-State Leakage	1 LS* Loads Max.

<sup>\*</sup>Low-power Schottky

INTERSIL

22-00003

SHEET 24

B


Intersil 1223A

TARAMETER         3.0 MHz         4.0 MIN. (ns)         MAX. (ns)         MIN. (ns)         MAX. (ns)         MIN. (ns)	MHz MAX. (ns 30.0
t_{CYC         CLK Cycle Period         325.0         250.0           t1         CLK Low Time         102.5         55.0           t2         CLK High Time         132.5         95.0           t_r, f         CLK Rise and Fall Time         30.0         135.0           t_AC         A0-15 Valid to Leading Edge of Control         210.0         135.0           t_AD         Address Valid to Valid Data In         612.5         45.0           t_AL         Address Valid before Trailing Edge of SYNC         82.5         45.0           t_ARY         WAIT Valid from Address Valid         260.0         45.0           t_ARY         WAIT Valid after Control         122.5         85.0           t_C         Width or Control Low (RD, WR, INTA) Edge of SYNC         417.5         305.0           t_C         Width or Control to Leading Edge of SYNC         87.5         50.0           t_DW         Data Valid to Trailing Edge of WRITE         417.5         305.0           t_HABE         BUSAK to Bus Enable         212.5         65.0           t_HACK         BUSAK Valid to Trailing Edge of CLK         102.5         65.0           t_HADS         BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t_INH <th>30.0</th>	30.0
t1         CLK Low Time         102.5         55.0           t2         CLK High Time         132.5         95.0           tr, f         CLK Rise and Fall Time         30.0         135.0           tAC         A0-15 Valid to Leading Edge of Control         210.0         135.0           tAD         Address Valid to Valid Data In         612.5         45.0           tAL         Address Valid before Trailing Edge of SYNC         82.5         45.0           tARY         WAIT Valid from Address Valid         260.0         85.0           tAC         Address Valid after Control         122.5         85.0           tCC         Width or Control Low (RD, WR, INTA) Edge of SYNC         417.5         305.0           tCL         Trailing Edge of Control to Leading Edge of SYNC         87.5         50.0           tDW         Data Valid to Trailing Edge of WRITE         417.5         305.0           tHABE         BUSAK to Bus Enable         212.5         65.0           tHABF         BUSRQ Hold Time         0         0         0           tHDB         BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0         0	
t2         CLK High Time         132.5         95.0           t, f         CLK Rise and Fall Time         30.0           tAC         A0-15 Valid to Leading Edge of Control         210.0         135.0           tAD         Address Valid to Valid Data In         612.5           tAL         Address Valid before Trailing Edge of SYNC         82.5         45.0           tARY         WAIT Valid from Address Valid         260.0         85.0           tAC         Address Valid after Control         122.5         85.0           tCC         Width or Control Low (RD, WR, INTA) Edge of SYNC         417.5         305.0           tCL         Trailing Edge of Control to Leading Edge of SYNC         87.5         50.0           tDW         Data Valid to Trailing Edge of WRITE         417.5         305.0           tHABE         BUSAK to Bus Enable         212.5         212.5           tHABF         Bus Float after BUSAK         212.5         65.0           tHACK         BUSRQ Hold Time         0         0         0           tHDB         BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0         0	
tr, f AC AD-15 Valid to Leading Edge of Control AD Address Valid to Valid Data In Address Valid before Trailing Edge of SYNC AC AC AD-15 Valid to Valid Data In Address Valid before Trailing Edge of SYNC AC	
tAC.       A0-15 Valid to Leading Edge of Control       210.0       135.0         tAD.       Address Valid to Valid Data In       612.5         tAL.       Address Valid before Trailing Edge of SYNC       82.5       45.0         tARY       WAIT Valid from Address Valid       260.0       85.0         tAC       Address Valid after Control       122.5       85.0         tCC       Width or Control Low (RD, WR, INTA) Edge of SYNC       417.5       305.0         tCL       Trailing Edge of Control to Leading Edge of SYNC       87.5       50.0         tDW       Data Valid to Trailing Edge of WRITE       417.5       305.0         tHABE       BUSAK to Bus Enable       212.5       212.5         tHABF       Bus Float after BUSAK       212.5       65.0         tHACK       BUSRQ Hold Time       0       0       0         tHDB       BUSRQ Setup Time to Trailing Edge of CLK       150.0       100.0         tINH       INTR Hold Time       0       0       0	
tad Address Valid to Valid Data In  tal Address Valid before Trailing Edge of SYNC  tary Walt Valid from Address Valid  tac Address Valid after Control  tcc Width or Control Low (RD, WR, INTA) Edge of SYNC  tcl Trailing Edge of Control to Leading Edge of SYNC  tdu Data Valid to Trailing Edge of WRITE  thar Busak to Bus Enable  thar Busak Valid to Trailing Edge of CLK  thar Busak Valid Time  0 0 0  100.0  to 0	425.0
tal Address Valid before Trailing Edge of SYNC  tary Walt Valid from Address Valid  tac Address Valid after Control  tac Width or Control Low (RD, WR, INTA) Edge of SYNC  tcl Trailing Edge of Control to Leading Edge of SYNC  tbw Data Valid to Trailing Edge of WRITE  thabe BUSAK to Bus Enable  thabe Bus Float after BUSAK  thack BUSAK Valid to Trailing Edge of CLK  that BUSAC Hold Time  that BUSAC Setup Time to Trailing Edge of CLK  to Unit Hold Time  that BUSAC Setup Time to Trailing Edge of CLK  that BUSAC Setup Time to Trailing Edge of CLK  that BUSAC Setup Time to Trailing Edge of CLK  that BUSAC Setup Time to Trailing Edge of CLK  that BUSAC Setup Time to Trailing Edge of CLK  that BUSAC Setup Time to Trailing Edge of CLK  that Set Set Set Set Set Set Set Set Set Se	425.0
tary Walt Valid from Address Valid  tac Address Valid after Control  tcc Width or Control Low (RD, WR, INTA) Edge of SYNC  tcl Trailing Edge of Control to Leading Edge of SYNC  tDW Data Valid to Trailing Edge of WRITE  thabe Busak to Bus Enable  thabe Bus Float after Busak  thack Busak Valid to Trailing Edge of CLK  thack Busak Valid Time  0 0 0 100.0  tinh Busak Valid Time 0 0 0 0	
t <sub>ARY</sub> WAIT Valid from Address Valid         260.0           t <sub>AC</sub> Address Valid after Control         122.5           t <sub>CC</sub> Width or Control Low (RD, WR, INTA) Edge of SYNC         417.5           t <sub>CL</sub> Trailing Edge of Control to Leading Edge of SYNC         87.5           t <sub>DW</sub> Data Valid to Trailing Edge of WRITE         417.5           t <sub>HABE</sub> BUSAK to Bus Enable         212.5           t <sub>HABF</sub> Bus Float after BUSAK         212.5           t <sub>HACK</sub> BUSAK Valid to Trailing Edge of CLK         102.5         65.0           t <sub>HDH</sub> BUSRQ Hold Time         0         0         0           t <sub>HDS</sub> BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0         0	
tAC         Address Valid after Control         122.5         85.0           tCC         Width or Control Low (RD, WR, INTA) Edge of SYNC         417.5         305.0           tCL         Trailing Edge of Control to Leading Edge of SYNC         87.5         50.0           tDW         Data Valid to Trailing Edge of WRITE         417.5         305.0           tHABE         BUSAK to Bus Enable         212.5         212.5           tHABF         Bus Float after BUSAK         212.5         65.0           tHACK         BUSAK Valid to Trailing Edge of CLK         102.5         65.0           tHDH         BUSRQ Hold Time         0         0         0           tHDS         BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           tINH         INTR Hold Time         0         0         0	150.0
t <sub>CC</sub> Width or Control Low (RD, WR, INTA) Edge of SYNC         417.5         305.0           t <sub>CL</sub> Trailing Edge of Control to Leading Edge of SYNC         87.5         50.0           t <sub>DW</sub> Data Valid to Trailing Edge of WRITE         417.5         305.0           t <sub>HABE</sub> BUSAK to Bus Enable         212.5         212.5           t <sub>HABF</sub> Bus Float after BUSAK         212.5         65.0           t <sub>HACK</sub> BUSAK Valid to Trailing Edge of CLK         102.5         65.0           t <sub>HDH</sub> BUSRQ Hold Time         0         0         0           t <sub>HDS</sub> BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0         0	
t_CLTrailing Edge of Control to Leading Edge of SYNC87.550.0t_DWData Valid to Trailing Edge of WRITE417.5305.0t_HABEBUSAK to Bus Enable212.5t_HABFBus Float after BUSAK212.5t_HACKBUSAK Valid to Trailing Edge of CLK102.565.0t_HDHBUSRQ Hold Time00t_HDSBUSRQ Setup Time to Trailing Edge of CLK150.0100.0t_INHINTR Hold Time00	
tDW         Data Valid to Trailing Edge of WRITE         417.5         305.0           tHABE         BUSAK to Bus Enable         212.5           tHABF         Bus Float after BUSAK         212.5           tHACK         BUSAK Valid to Trailing Edge of CLK         102.5         65.0           tHDH         BUSRQ Hold Time         0         0         0           tHDS         BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           tINH         INTR Hold Time         0         0         0	
thabe         BUSAK to Bus Enable         212.5           thabe         Bus Float after BUSAK         212.5           thack         BUSAK Valid to Trailing Edge of CLK         102.5         65.0           thdh         BUSRQ Hold Time         0         0         0           thds         BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           tinh         INTR Hold Time         0         0         0	
t <sub>HABF</sub> Bus Float after BUSAK         212.5           t <sub>HACK</sub> BUSAK Valid to Trailing Edge of CLK         102.5         65.0           t <sub>HDH</sub> BUSRQ Hold Time         0         0         0           t <sub>HDS</sub> BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0         0	175.0
t <sub>HACK</sub> BUSAK Valid to Trailing Edge of CLK         102.5         65.0           t <sub>HDH</sub> BUSRQ Hold Time         0         0         0           t <sub>HDS</sub> BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0	175.0
t <sub>HDH</sub> BUSRQ Hold Time         0         0         0           t <sub>HDS</sub> BUSRQ Setup Time to Trailing Edge of CLK         150.0         100.0           t <sub>INH</sub> INTR Hold Time         0         0         0	
t <sub>HDS</sub> BUSRQ Setup Time to Trailing Edge of CLK 150.0 100.0 t <sub>INH</sub> INTR Hold Time 0 0	0
t <sub>INH</sub> INTR Hold Time 0 0 0	
	0
[2012]	
t <sub>LC</sub> Trailing Edge of SYNC to Leading Edge of Control 122.5 85.0	
t <sub>LCK</sub> SYNC High During CLK Low 112.5 75.0	
t <sub>LDR</sub> SYNC to Valid Data During Read 600.0	450.0
t <sub>LOW</sub> SYNC to Valid Data During Write 200.0	150.0
t <sub>LL</sub> SYNC Width 142.5 105.0	
t <sub>LRY</sub> SYNC to WAIT Stable 90.0	30.0
t <sub>RAE</sub> Trailing Edge of READ to Re-Enabling of Address 152.5 115.0	
t <sub>RD</sub> READ (on INTA) to Valid Data 317.5	205.0
t <sub>RV</sub> Control Trailing Edge of Leading Edge of Next Control 407.5 295.0	
t <sub>RDH</sub> Data Hold Time after Read INTA 0 0 0	0
t <sub>RYH</sub> WAIT Hold Time 0 0 0	0
t <sub>RYS</sub> WAIT Setup Time to Leading Edge of CLK 90.0 80.0	
t <sub>WD</sub> Data Valid after Trailing Edge of WRITE 122.5 85.0	
t <sub>WDL</sub> Leading Edge of WRITE to Data Valid , 40.0	20.0


Note: To calculate timing specifications when wait state(s) are present, use the following equations:  $t_{AD} = \left(\frac{5}{2} + N\right) T - 150 \text{ max}.$ 

 $t_{RD} = (\frac{3}{2} + N) T - 150 \text{ max.}$   $t_{DW} = (\frac{3}{2} + N) T - 70 \text{ min.}$   $t_{CC} = (\frac{3}{2} + N) T - 70 \text{ min.}$ 


INTERSIL	22-0003	SHEET 25	REV
	1 22 00003	SHEET 23	




. READ OPERATION




#### **BUS REQUEST OPERATION**









READ OPERATION with WAIT CYCLE (Typical) (same READY timing applies to WRITE operation)

INTERSIL

22-0003

SHEET 26

B

Intersil 1223A

## 12.0 ORDERING INFORMATION:

PART NO.	CLOCK FREQ.	DESCRIPTION	
ISB-3110-01	4.0 MHz	4K Bytes of RAM strapped to start at 1000 <sub>H</sub>	
ISB-3110-08	3.0 MHz	Two EPROM sockets strapped to start at 0000 <sub>H</sub>	
ISB-3110-02	4.0 MHz	No internal RAM, one EPROM supplied with first 3 bytes	
ISB-3110-09	3.0 MHz	programmed to power-on start the CPU at location E000 <sub>H</sub>	
ISB-3110-03	4.0 MHz	One EPROM with first 3 Bytes programmed to power-on	
ISB-3110-10	3.0 MHz	start the CPU at E000 <sub>H</sub> . 2K bytes of RAM mapped at E800 <sub>H</sub> .	
ISB-3110-04	4.0 MHz	3K Bytes of RAM starting at 1000 <sub>H</sub>	
ISB-3110-11	3.0 MHz	2 EPROM sockets starting at 0000 <sub>H</sub>	
ISB-3110-05	4.0 MHz	2K Bytes of RAM starting at 1000 <sub>H</sub>	
ISB-3110-12	3.0 MHz	2 EPROM sockets starting at 0000 <sub>H</sub>	
ISB-3110-06	4.0 MHz	1K Bytes of RAM starting at 1000 <sub>H</sub>	
ISB-3110-13	3.0 MHz	2 EPROM sockets starting at 0000 <sub>H</sub>	
ISB-3110-07	4.0 MHz	No RAMs	
ISB-3110-14	3.0 MHz	2 EPROM sockets starting at 0000 <sub>H</sub>	

Word Size:

8-Bit Data Bus

Instruction: 8, 16, 24 Bits

Clock Period (T State):

### NOTE:

Two EPROM sockets are provided. The EPROM's with appropriate ODT or other kind of executive or utility programs can be ordered separately.